
mux2_1b:M0
SW[9..0]
0
4
8
a
b
sel
x
LEDR[3..0]
mux2_1b:M1
1
5
8
a
b
sel
x
mux2_1b:M2
2
6
8
a
b
sel
x
mux2_1b:M3
3
7
8
a
b
sel
x